

US009786209B2

# (12) United States Patent Chaji et al.

## (54) SYSTEM AND METHODS FOR AGING COMPENSATION IN AMOLED DISPLAYS

(71) Applicant: Ignis Innovation Inc., Waterloo (CA)

(72) Inventors: Gholamreza Chaji, Waterloo (CA);
Joseph Marcel Dionne, Waterloo (CA);
Yaser Azizi, Waterloo (CA); Javid
Jaffari, Kitchener (CA); Abbas
Hormati, Kitchener (CA); Tong Liu,
Waterloo (CA); Stefan Alexander,

Waterloo (CA)

(73) Assignee: Ignis Innovation Inc., Waterloo (CA)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 391 days.

(21) Appl. No.: 14/477,971

(22) Filed: Sep. 5, 2014

(65) **Prior Publication Data** 

US 2014/0375701 A1 Dec. 25, 2014

#### Related U.S. Application Data

(62) Division of application No. 12/956,842, filed on Nov. 30, 2010, now Pat. No. 8,914,246.

#### (30) Foreign Application Priority Data

Nov. 30, 2009 (CA) ...... 2688870

(51) **Int. Cl. G09G 3/00** (2006.01) **G09G 3/3233** (2016.01)

(Continued)

(Continued)

(10) Patent No.: US 9,786,209 B2

(45) **Date of Patent:** Oct. 10, 2017

(58) Field of Classification Search

CPC ...... G09G 3/006

(Continued)

### (56) References Cited

#### U.S. PATENT DOCUMENTS

3,506,851 A 4/1970 Polkinghorn et al. 3,774,055 A 11/1973 Bapat et al. (Continued)

#### FOREIGN PATENT DOCUMENTS

CA 1 294 034 1/1992 CA 2 109 951 11/1992 (Continued)

#### OTHER PUBLICATIONS


Ahnood et al.: "Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements"; dated Aug. 2009.

(Continued)

Primary Examiner — Ricky Ngon (74) Attorney, Agent, or Firm — Nixon Peabody LLP

### (57) ABSTRACT

Methods and systems to provide baseline measurements for aging compensation for a display device are disclosed. An example display system has a plurality of active pixels and a reference pixel. Common input signals are provided to the reference pixel and the plurality of active pixels. The outputs of the reference pixel is measured and compared to the output of the active pixels to determine aging effects. The display system may also be tested applying a first known reference current to a current comparator with a second variable reference current and the output of a device under test such as one of the pixels. The variable reference current is adjusted until the second current and the output of the device under test is equivalent of the first current. The resulting current of the device under test is stored in a look up table for a baseline for aging measurements during the (Continued)



display system operation. The display system may also be tested to determine production flaws by determining anoma-	6,259,424 B1 6,262,589 B1		Kurogane Tamukai
	6,271,825 B1		Greene et al.
lies such as short circuits in pixel components such as	6,288,696 B1		Holloman
OLEDs and drive transistors.	6,304,039 B1	10/2001	Appelberg et al.
	6,307,322 B1		Dawson et al. Chung et al.
4 Claims, 8 Drawing Sheets	6,310,962 B1 6,320,325 B1		Cok et al.
	6,323,631 B1	11/2001	
	6,356,029 B1	3/2002	Hunter
	6,373,454 B1	4/2002	Knapp et al.
(51) <b>Int. Cl.</b>	6,392,617 B1		Gleason
G01R 31/44 (2006.01)	6,414,661 B1 6,417,825 B1		Shen et al. Stewart et al.
<b>G09G</b> 3/3283 (2016.01)	6,433,488 B1	8/2002	
(52) U.S. Cl.	6,437,106 B1		Stoner et al.
CPC <b>G09G</b> 3/3283 (2013.01); G09G 2300/0842	6,445,369 B1	9/2002	Yang et al.
(2013.01); G09G 2320/029 (2013.01); G09G	6,475,845 B2	11/2002	
2320/0233 (2013.01); G09G 2320/0285	6,501,098 B2		Yamazaki Yamagishi et al.
(2013.01); G09G 2320/0295 (2013.01); G09G	6,501,466 B1 6,518,962 B2		Kimura et al.
2320/043 (2013.01); G09G 2320/045	6,522,315 B2		Ozawa et al.
(2013.01)	6,525,683 B1	2/2003	
(58) Field of Classification Search	6,531,827 B2		Kawashima
USPC	6,542,138 B1 6,555,420 B1		Shannon et al. Yamazaki
See application file for complete search history.	6,580,408 B1		Bae et al.
see application me for complete search instory.	6,580,657 B2		Sanford et al.
(56) References Cited	6,583,398 B2		Harkin
(66)	6,583,775 B1		Sekiya et al. Everitt
U.S. PATENT DOCUMENTS	6,594,606 B2 6,618,030 B2		Kane et al.
	6,639,244 B1		Yamazaki et al.
4,090,096 A 5/1978 Nagami	6,668,645 B1		Gilmour et al.
4,160,934 A 7/1979 Kirsch 4,354,162 A 10/1982 Wright	6,677,713 B1	1/2004	
4,943,956 A 7/1990 Noro	6,680,580 B1 6,687,266 B1	1/2004	Sung Ma et al.
4,996,523 A 2/1991 Bell et al.	6,690,000 B1		Muramatsu et al.
5,153,420 A 10/1992 Hack et al.	6,690,344 B1		Takeuchi et al.
5,198,803 A 3/1993 Shie et al. 5,204,661 A 4/1993 Hack et al.	6,693,388 B2		Oomura
5,266,515 A 11/1993 Robb et al.	6,693,610 B2		Shannon et al.
5,489,918 A 2/1996 Mosier	6,697,057 B2 6,720,942 B2		Koyama et al. Lee et al.
5,498,880 A 3/1996 Lee et al.	6,724,151 B2	4/2004	
5,557,342 A 9/1996 Eto et al. 5,572,444 A 11/1996 Lentz et al.	6,734,636 B2		Sanford et al.
5,572,444 A 11/1996 Lentz et al. 5,589,847 A 12/1996 Lewis	6,738,034 B2		Kaneko et al.
5,619,033 A 4/1997 Weisfield	6,738,035 B1 6,753,655 B2	5/2004 6/2004	Fan Shih et al.
5,648,276 A 7/1997 Hara et al.	6,753,834 B2		Mikami et al.
5,670,973 A 9/1997 Bassetti et al.	6,756,741 B2	6/2004	
5,684,365 A 11/1997 Tang et al. 5,691,783 A 11/1997 Numao et al.	6,756,952 B1		Decaux et al.
5,714,968 A 2/1998 Ikeda	6,756,958 B2 6,771,028 B1		Furuhashi et al. Winters
5,723,950 A 3/1998 Wei et al.	6,777,712 B2		Sanford et al.
5,744,824 A 4/1998 Kousai et al.	6,777,888 B2		Kondo
5,745,660 A 4/1998 Kolpatzik et al. 5,748,160 A 5/1998 Shieh et al.	6,781,567 B2		Kimura
5,815,303 A 9/1998 Berlin	6,806,497 B2	10/2004	
5,870,071 A 2/1999 Kawahata	6,806,638 B2 6,806,857 B2		Lih et al. Sempel et al.
5,874,803 A 2/1999 Garbuzov et al.	6,809,706 B2		Shimoda
5,880,582 A 3/1999 Sawada 5,903,248 A 5/1999 Irwin	6,815,975 B2		Nara et al.
5,917,280 A 6/1999 Burrows et al.	6,828,950 B2		Koyama
5,923,794 A 7/1999 McGrath et al.	6,853,371 B2 6,859,193 B1		Miyajima et al. Yumoto
5,945,972 A 8/1999 Okumura et al.	6,873,117 B2		Ishizuka
5,949,398 A 9/1999 Kim	6,876,346 B2		Anzai et al.
5,952,789 A 9/1999 Stewart et al. 5,952,991 A 9/1999 Akiyama et al.	6,885,356 B2		Hashimoto
5,982,104 A 11/1999 Sasaki et al.	6,900,485 B2 6,903,734 B2	5/2005 6/2005	
5,990,629 A 11/1999 Yamada et al.	6,909,243 B2	6/2005	
6,023,259 A 2/2000 Howard et al.	6,909,419 B2		Zavracky et al.
6,069,365 A 5/2000 Chow et al. 6,091,203 A 7/2000 Kawashima et al.	6,911,960 B1	6/2005	Yokoyama
6,097,360 A 8/2000 Holloman	6,911,964 B2		Lee et al.
6,144,222 A 11/2000 Ho	6,914,448 B2	7/2005	
6,177,915 B1 1/2001 Beeteson et al.	6,919,871 B2 6,924,602 B2	7/2005	Kwon Komiya
6,229,506 B1 5/2001 Dawson et al. 6,229,508 B1 5/2001 Kane	6,937,215 B2	8/2005	
6,246,180 B1 6/2001 Nishigaki	6,937,220 B2		Kitaura et al.
6,252,248 B1 6/2001 Sano et al.	6,940,214 B1		Komiya et al.

# US 9,786,209 B2 Page 3

8,232,939 B2		Nathan et al.
U.S. PATENT DOCUMENTS 8,259,044 B2	9/2012	Nathan et al. Nathan et al.
8,264,431 B2 6,943 500 B2 9/2005 LeChevalier 8,279,143 B2		Bulovic et al. Nathan et al.
6,943,500 B2 9/2005 LeChevalier 8,2/9,143 B2 6,947,022 B2 9/2005 McCartney 8,339,386 B2		Leon et al.
6,954,194 B2 10/2005 Matsumoto et al. 8,493,296 B2		Ogawa
6,956,547 B2 10/2005 Bae et al. 2001/0002703 A1		Koyama
6,975,142 B2 12/2005 Azami et al. 2001/0009283 A1 6,975,332 B2 12/2005 Azami et al. 2001/0024181 A1		Arao et al. Kubota
6,975,332 B2 12/2005 Arnold et al. 2001/0024181 A1 6,995,510 B2 2/2006 Murakami et al. 2001/0024186 A1		Kane et al.
6,995,519 B2 2/2006 Arnold et al. 2001/0026257 A1	10/2001	
7,023,408 B2 4/2006 Chen et al. 2001/0030323 A1	10/2001	
7,027,015 B2 4/2006 Booth, Jr. et al. 2001/0035863 A1	11/2001	Yoneda et al.
7,027,078 B2 4/2006 Reihl 2001/0040341 A1 7,034,793 B2 4/2006 Sekiya et al. 2001/0043173 A1		Troutman
7,034,793 B2 4/2000 Schya et al. 2001/0045929 A1	11/2001	Prache
7,057,359 B2 6/2006 Hung et al. 2001/0052606 A1		Sempel et al.
7,061,451 B2 6/2006 Kimura 2001/0052940 A1 7,064,733 B2 6/2006 Cok et al. 2002/0000576 A1	1/2001	Hagihara et al. Inukai
7,064,733 B2 6/2006 Cok et al. 2002/0000576 A1 7,071,932 B2 7/2006 Libsch et al. 2002/0011796 A1		Koyama
7,088,051 B1 8/2006 Cok 2002/0011799 A1		Kimura
7,088,052 B2 8/2006 Kimura 2002/0012057 A1		Kimura Tai et al.
7,102,378 B2 9/2006 Kuo et al. 2002/0014851 A1 7,106,285 B2 9/2006 Nauder 2002/0018034 A1		Ohki et al.
7,106,285 B2 9/2006 Naugler 2002/0018034 A1 7,112,820 B2 9/2006 Chang et al. 2002/0030190 A1		Ohtani et al.
7,116,058 B2 10/2006 Lo et al. 2002/0047565 A1		Nara et al.
7,119,493 B2 10/2006 Fryer et al. 2002/0052086 A1 7,122,835 B1 10/2006 Fryer et al. 2002/0067134 A1		Maeda Kawashima
7,122,835 B1 10/2006 Ikeda et al. 2002/0067134 A1 7,127,380 B1 10/2006 Iverson et al. 2002/0084463 A1		Sanford et al.
7,129,914 B2 10/2006 Knapp et al. 2002/0101172 A1	8/2002	
7,164,417 B2 1/2007 Cok 2002/0105279 A1		Kimura
7,193,589 B2 3/2007 Yoshida et al. 2002/0117722 A1 2002/012308 A1	9/2002	Osada et al. Ikeda
7,224,332 B2 5/2007 Cok 2002/0122308 A1 7,227,519 B1 6/2007 Kawase et al. 2002/0158587 A1		Komiya
7,245,277 B2 7/2007 Ishizuka 2002/0158666 A1		Azami et al.
7,248,236 B2 7/2007 Nathan et al. 2002/0158823 A1	10/2002	Zavracky et al.
7,262,753 B2 8/2007 Tanghe et al. 2002/016/4/4 A1 7,274,363 B2 9/2007 Ishizuka et al. 2002/0180369 A1		Koyama
7,310,092 B2 12/2007 Imamura 2002/0180721 A1		Kimura et al.
7,315,295 B2 1/2008 Kimura 2002/0181276 A1		Yamazaki
7,321,348 B2 1/2008 Cok et al. 2002/0186214 A1 2002/0190924 A1		Siwinski Asano et al.
7,339,560 B2 3/2008 Sun 2002/0190924 A1 7,355,574 B1 4/2008 Leon et al. 2002/0190971 A1		Nakamura et al.
7.358,941 B2 4/2008 Ono et al. 2002/0195967 A1		Kim et al.
7,368,868 B2 5/2008 Sakamoto 2002/0195968 A1		Sanford et al. Oomura
7,411,571 B2 8/2008 Huh 7,414,600 B2 8/2008 Nathan et al. 2003/0030603 A1		Shimoda
7,423,617 B2 9/2008 Giraldo et al. 2003/0043088 A1		Booth et al.
7.453.054 B2 11/2008 Lee et al. 2003/0057895 A1		Kimura
7,474,285 B2 1/2009 Kimura 2003/0058226 A1 7,502,000 B2 3/2009 Yuki et al. 2003/0062524 A1		Bertram et al. Kimura
7,528,812 B2 5/2009 Tsuge et al. 2003/0063081 A1		Kimura et al.
7,535,449 B2 5/2009 Miyazawa 2003/0071821 A1		Sundahl et al.
7,554,512 B2 6/2009 Steer 2003/0076048 A1 7,569,849 B2 8/2009 Nathan et al. 2003/0090447 A1		Rutherford Kimura
7,569,849 B2 8/2009 Nathan et al. 2003/0090447 Al 7,576,718 B2 8/2009 Miyazawa 2003/0090481 Al		Kimura
7.580.012 B2 8/2009 Kim et al. 2003/0107560 A1		Yumoto et al.
7,589,707 B2 9/2009 Chou 2003/0111966 A1 7,609 239 B2 10/2009 Chang 2003/0122745 A1		Mikami et al. Miyazawa
7,609,239 B2 10/2009 Chang 7,619,594 B2 11/2009 Hu 2003/0122813 A1		Ishizuki et al.
7,619,597 B2 11/2009 Nathan et al. 2003/0142088 A1		LeChevalier
7,633,470 B2 12/2009 Kane 2003/0151569 A1		Lee et al.
7,656,370 B2 2/2010 Schneider et al. 2003/0156101 A1 7,800,558 B2 9/2010 Routley et al. 2003/0174152 A1		Le Chevalier Noguchi
7,800,558 B2 9/2010 Routley et al. 2003/01/4152 A1 7,847,764 B2 12/2010 Cok et al. 2003/0179626 A1	9/2003	U
7,859,492 B2 12/2010 Kohno 2003/0185438 A1		Osawa et al.
7,868,859 B2 1/2011 Tomida et al. 2003/0197663 A1		Lee et al. Mori et al.
7,070,294 BZ 1/2011 Sasaki et al.		Gilmour et al.
7,924,249 B2 4/2011 Nathan et al. 2003/0230141 A1 7,932,883 B2 4/2011 Klompenhouwer et al. 2003/0230980 A1		Forrest et al.
7,969,390 B2 6/2011 Yoshida 2003/0231148 A1	12/2003	Lin et al.
7,978,187 B2 7/2011 Nathan et al. 2004/0032382 A1		Cok et al.
7,994,712 B2 8/2011 Sung et al. 2004/0041750 A1 8,026,876 B2 9/2011 Nathan et al. 2004/0066357 A1	3/2004	Abe Kawasaki
8,026,876 B2 9/2011 Nathan et al. 2004/0006357 A1 8,049,420 B2 11/2011 Tamura et al. 2004/0070557 A1		Asano et al.
8,077,123 B2 12/2011 Naugler, Jr. 2004/0070565 A1		Nayar et al.
8,115,707 B2 2/2012 Nathan et al. 2004/0090186 A1	5/2004	Kanauchi et al.
8,208,084 B2 6/2012 Lin 2004/0090400 A1	5/2004	Yoo

# US 9,786,209 B2 Page 4

(56)		Doforon	ces Cited		2006/0030084	Δ1	2/2006	Voung		
(56)		Kelefell	ces Cheu		2006/0038758			Routley et al.		
	U.S. I	PATENT	DOCUMENTS		2006/0038762		2/2006	Chou		
					2006/0066533			Sato et al.		
2004/0095297			Libsch et al.		2006/0077135		4/2006 4/2006	Cok et al.		
2004/0100427			Miyazawa		2006/0077142 2006/0082523			Guo et al.		
2004/0108518 2004/0135749		6/2004	Jo Kondakov et al.		2006/0092185			Jo et al.		
2004/0133749		7/2004			2006/0097628			Suh et al.		
2004/0145547		7/2004			2006/0097631		5/2006			
2004/0150592			Mizukoshi et al.		2006/0103611		5/2006			
2004/0150594			Koyama et al.		2006/0149493 2006/0170623			Sambandan et al. Naugler, Jr. et al.		
2004/0150595		8/2004 8/2004			2006/0176250			Nathan et al.		
2004/0155841 2004/0174347			Sun et al.		2006/0208961			Nathan et al.		
2004/0174349			Libsch et al.		2006/0208971	A1	9/2006			
2004/0174354	A1	9/2004	Ono et al.		2006/0214888			Schneider et al.		
2004/0178743			Miller et al.		2006/0232522 2006/0244697			Roy et al. Lee et al.		
2004/0183759			Stevenson et al.		2006/0244097		11/2006			
2004/0196275 2004/0207615		10/2004 10/2004			2006/0273997			Nathan et al.		
2004/0227697		11/2004			2006/0279481		12/2006	Haruna et al.		
2004/0239596			Ono et al.		2006/0284801			Yoon et al.		
2004/0252089			Ono et al.		2006/0284895 2006/0290618			Marcu et al.		
2004/0257313			Kawashima et al.		2007/0290018		1/2006	Park et al.		
2004/0257353 2004/0257355		12/2004	Imamura et al.		2007/0001939			Hashimoto et al.		
2004/0263437		12/2004			2007/0008251	<b>A</b> 1		Kohno et al.		
2004/0263444		12/2004			2007/0008268			Park et al.		
2004/0263445	A1		Inukai et al.		2007/0008297			Bassetti		
2004/0263541			Takeuchi et al.		2007/0057873 2007/0057874			Uchino et al. Le Roy et al.		
2005/0007355 2005/0007357		1/2005	Miura Yamashita et al.		2007/0069998		3/2007	Naugler et al.		
2005/0007337			Kasai et al.		2007/0075727			Nakano et al.		
2005/0017650			Fryer et al.		2007/0076226			Klompenhouwer et	al.	
2005/0024081			Kuo et al.		2007/0080905 2007/0080906		4/2007 4/2007	Takahara Tanaha		
2005/0024393			Kondo et al.		2007/0080908			Nathan et al.		
2005/0030267 2005/0057193			Tanghe et al.	G09G 3/3208	2007/0097038			Yamazaki et al.		
2003/003/133	111	3/2003	010	315/291	2007/0097041			Park et al.		
2005/0057484	A1	3/2005	Diefenbaugh et al.	010/201	2007/0103419			Uchino et al.		
2005/0057580			Yamano et al.		2007/0115221 2007/0164664			Buchhauser et al. Ludwicki et al.		
2005/0067970		3/2005 3/2005	Libsch et al.		2007/0182671			Nathan et al.		
2005/0067971 2005/0068270			Awakura		2007/0236134	A1		Ho et al.		
2005/0068275		3/2005			2007/0236440			Wacyk et al.		
2005/0073264	A1		Matsumoto		2007/0236517 2007/0241999		10/2007 10/2007			
2005/0083323			Suzuki et al.		2007/0241999		11/2007	Nagayama		
2005/0088103 2005/0110420			Kageyama et al. Arnold et al.		2007/0285359		12/2007			
2005/0110807		5/2005			2007/0290958		12/2007			
2005/0140598			Kim et al.		2007/0296672			Kim et al.		
2005/0140610			Smith et al.		2008/0001525 2008/0001544			Chao et al. Murakami et al.		
2005/0145891		7/2005			2008/0030518			Higgins et al.		
2005/0156831 2005/0162079			Yamazaki et al. Sakamoto		2008/0036708			Shirasaki		
2005/0168416			Hashimoto et al.		2008/0042942			Takahashi		
2005/0179626		8/2005	Yuki et al.		2008/0042948			Yamashita et al.		
2005/0179628			Kimura		2008/0048951 2008/0055209		3/2008	Naugler, Jr. et al.		
2005/0185200 2005/0200575		8/2005	Tobol Kim et al.		2008/0055211		3/2008			
2005/0206590			Sasaki et al.		2008/0074413		3/2008			
2005/0212787			Noguchi et al.		2008/0088549			Nathan et al.		
2005/0219184			Zehner et al.		2008/0088648 2008/0111766			Nathan et al. Uchino et al.		
2005/0225683		10/2005			2008/0111700			Hsu et al.		
2005/0248515 2005/0269959			Naugler et al. Uchino et al.		2008/0117144			Nakano et al.		
2005/0269960			Ono et al.		2008/0150845			Ishii et al.		
2005/0280615		12/2005	Cok et al.		2008/0150847			Kim et al.		
2005/0280766			Johnson et al.		2008/0158115			Cordes et al.		
2005/0285822			Reddy et al.		2008/0158648 2008/0198103			Cummings Toyomura et al.		
2005/0285825 2006/0001613			Eom et al. Routley et al.		2008/0198103			Weitbruch et al.		
2006/0007072			Choi et al.		2008/0231558			Naugler	G09G	3/3233
2006/0007249	A1	1/2006	Reddy et al.					-		345/76
2006/0012310			Chen et al.		2008/0231562		9/2008			
2006/0012311 2006/0022305		1/2006	Ogawa Yamashita		2008/0231625			Minami et al.		
2006/0022303			Nathan et al.		2008/0252223 2008/0252571			Toyoda et al. Hente et al.		
2000,0027007		2.2000			2500/02525/1		10,2000	Tomo et al.		

# **US 9,786,209 B2**Page 5

(56) References Cited			EP	0 158 366	10/1985		
	U.S.	PATENT	DOCUMENTS	E	EP EP	1 028 471 1 111 577	8/2000 6/2001
2000/025002		10/2000	T. 1		EP EP	1 130 565 A1 1 194 013	9/2001 4/2002
2008/0259020 2008/0290803			Fisekovic et al. Yamada et al.		EP	1 335 430 A1	8/2003
2008/029705	5 A1	12/2008	Miyake et al.		EP	1 372 136	12/2003
2009/0058772 2009/0109142		3/2009 4/2009	Lee Takahara		EP EP	1 381 019 1 418 566	1/2004 5/2004
2009/0121994		5/2009	Miyata		EP.	1 429 312 A	6/2004
2009/0146920		6/2009 6/2009	Sung et al. Tomida et al.		EP EP	145 0341 A 1 465 143 A	8/2004 10/2004
2009/0160743 2009/0174628			Wang et al.	F	EP.	1 469 448 A	10/2004
2009/018490		7/2009			EP EP	1 521 203 A2 1 594 347	4/2005 11/2005
2009/0195483 2009/0201283			Naugler, Jr. et al. Routley et al.	E	EΡ	1 784 055 A2	5/2007
2009/0206764	4 A1	8/2009	Schemmann et al.		EP EP	1854338 A1 1 879 169 A1	11/2007 1/2008
2009/0213046 2009/0244046		8/2009 10/2009			EP	1 879 109 A1 1 879 172	1/2008
2009/026204		10/2009			iΒ	2 389 951	12/2003
2010/0004893		1/2010 2/2010	Ahlers et al.		P P	1272298 4-042619	10/1989 2/1992
2010/002672: 2010/0039422		2/2010		J	P	6-314977	11/1994
2010/0039458			Nathan et al.	J. J	P P	8-340243 09-090405	12/1996 4/1997
2010/0060911 2010/0079419			Marcu et al. Shibusawa		P	10-254410	9/1998
2010/0165002	2 A1	7/2010	Ahn		P P	11-202295	7/1999
2010/0194670 2010/0207960		8/2010 8/2010	Cok Kimpe et al.		r P	11-219146 11 231805	8/1999 8/1999
2010/0225630			Levey et al.		P	11-282419	10/1999
2010/025129: 2010/0277400		9/2010 11/2010	Amento et al.	J. J.	P P	2000-056847 2000-81607	2/2000 3/2000
2010/02/7400			Cok et al.	J	P	2001-134217	5/2001
2011/006319			Chung et al.		P P	2001-195014 2002-055654	7/2001 2/2002
2011/0069053 2011/0069089			Nakamura et al. Kopf et al.	J	P	2002-91376	3/2002
2011/0074750	) A1	3/2011	Leon et al.		P P	2002-514320 2002-278513	5/2002 9/2002
2011/0149166 2011/0181636			Botzas et al. Smith et al.		P	2002-278313	11/2002
2011/019939:	5 A1	8/2011	Nathan et al.		P	2003-076331	3/2003
2011/0227964 2011/0273399			Chaji et al. Lee		P P	2003-124519 2003-177709	4/2003 6/2003
2011/02/3393			Mueller		P	2003-271095	9/2003
2012/0056558		3/2012	Toshiya et al.	J.	P P	2003-308046 2003-317944	10/2003 11/2003
2012/006256: 2012/0262184		10/2012	Fuchs et al. Shen	J	P	2004-004675	1/2004
2012/0299978		11/2012			P P	2004-145197 2004-287345	5/2004 10/2004
2013/0027383 2013/0057593		1/2013 3/2013	Nathan et al. Nathan et al.		P	2005-057217	3/2005
2013/0112960	0 A1	5/2013	3	J. J.		2007-065015 2008-102335	3/2007 5/2008
2013/0135272 2013/030982		5/2013	Park Yoo et al.		P	4-158570	10/2008
2013/032167			Cote et al.		KR.	2004-0100887	12/2004 10/1998
Ε.	ODEIG	SNI DATE	NIT DOCLINATING		W W	342486 473622	1/2002
Р	JKEIC	JN PALE.	NT DOCUMENTS		W	485337	5/2002
CA	2 249		7/1998		W W	502233 538650	9/2002 6/2003
CA CA	2 368		9/1999 1/2000	Τ	W	1221268	9/2004
CA	2 354		6/2000		W W	1223092 200727247	11/2004 7/2007
CA	2 432		7/2002	V	VO	WO 98/48403	10/1998
CA CA	2 436 2 438		8/2002 8/2002		VO VO	WO 99/48079 WO 01/06484	9/1999 1/2001
CA	2 463		1/2004		vo	WO 01/00484 WO 01/27910 A1	4/2001
CA CA	2 498 2 522		3/2004 11/2004		VO	WO 01/63587 A2	8/2001
CA	2 443	3 206	3/2005		VO VO	WO 02/067327 A WO 03/001496 A1	8/2002 1/2003
CA CA	2 472 2 567		12/2005 1/2006	V	VO	WO 03/034389 A	4/2003
CA	2 526	5 782	4/2006		VO VO	WO 03/058594 A1 WO 03/063124	7/2003 7/2003
CA	2 541		7/2006 4/2008		VO	WO 03/003124 WO 03/077231	9/2003
CA CA	2 550 2 773		4/2008 10/2013	V	VO	WO 2004/003877	1/2004
CN	138	31032	11/2002		VO VO	WO 2004/025615 A WO 2004/034364	3/2004 4/2004
CN CN		8908 32267 A	10/2003 10/2005		VO	WO 2004/047058	6/2004
CN	176	0945	4/2006		VO	WO 2004/104975 A1	12/2004
CN CN	188 10265	36774 36621	12/2006 9/2012		VO VO	WO 2005/022498 WO 2005/022500 A	3/2005 3/2005
J.,	10200	1	J, 2012	•	. 🧳	0 2000 022000 11	5,2005

#### (56) References Cited

#### FOREIGN PATENT DOCUMENTS

WO	WO 2005/029455	3/2005
WO	WO 2005/029456	3/2005
WO	WO 2005/055185	6/2005
WO	WO 2006/000101 A1	1/2006
WO	WO 2006/053424	5/2006
WO	WO 2006/063448 A	6/2006
WO	WO 2006/084360	8/2006
WO	WO 2007/003877 A	1/2007
WO	WO 2007/079572	7/2007
WO	WO 2007/120849 A2	10/2007
WO	WO 2009/048618	4/2009
WO	WO 2009/055920	5/2009
WO	WO 2010/023270	3/2010
WO	WO 2011/041224 A1	4/2011
WO	WO 2011/064761 A1	6/2011
WO	WO 2011/067729	6/2011
WO	WO 2012/160424 A1	11/2012
WO	WO 2012/160471	11/2012
WO	WO 2012/164474 A2	12/2012
WO	WO 2012/164475 A2	12/2012

#### OTHER PUBLICATIONS

Alexander et al.: "Pixel circuits and drive schemes for glass and elastic AMOLED displays"; dated Jul. 2005 (9 pages).

Alexander et al.: "Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV"; dated May 2010 (4 pages).

Ashtiani et al.: "AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation"; dated Mar. 2007 (4 pages).

Chaji et al.: "A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays"; dated Jul. 2008 (5 pages). Chaji et al.: "A fast settling current driver based on the CCII for AMOLED displays"; dated Dec. 2009 (6 pages).

Chaji et al.: "A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V~T- and V~O~L~E~D Shift Compensation"; dated May 2007 (4 pages).

Chaji et al.: "A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays"; dated Jun. 2005 (4 pages). Chaji et al.: "A low-power high-performance digital circuit for deep submicron technologies"; dated Jun. 2005 (4 pages).

Chaji et al.: "A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs"; dated Oct. 2005 (3 pages).

Chaji et al.: "A Novel Driving Scheme and Pixel Circuit for AMOLED Displays"; dated Jun. 2006 (4 pages).

Chaji et al.: "A Novel Driving Scheme for High Resolution Largearea a-Si:H AMOLED displays"; dated Aug. 2005 (3 pages).

Chaji et al.: "A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays"; dated Dec. 2006 (12 pages).

Chaji et al.: "A Sub- $\mu$ A fast-settling current-programmed pixel circuit for AMOLED displays"; dated Sep. 2007.

Chaji et al.: "An Enhanced and Simplified Optical Feedback Pixel

Circuit for AMOLED Displays"; dated Oct. 2006. Chaji et al.: "Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices"; dated

Aug. 2008. Chaji et al.: "Driving scheme for stable operation of 2-TFT a-Si

AMOLED pixel"; dated Apr. 2005 (2 pages). Chaji et al.: "Dynamic-effect compensating technique for stable

a-Si:H AMOLED displays"; dated Aug. 2005 (4 pages). Chaji et al.: "Electrical Compensation of OLED Luminance Deg-

radation"; dated Dec. 2007 (3 pages).

Chaji et al.: "eUTDSP: a design study of a new VLIW-based DSP architecture"; dated My 2003 (4 pages).

Chaji et al.: "Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors"; dated Feb. 2009 (8 pages).

Chaji et al.: "High Speed Low Power Adder Design With A New Logic Style: Pseudo Dynamic Logic (SDL)"; dated Oct. 2001 (4 pages).

Chaji et al.: "High-precision, fast current source for large-area current-programmed a-Si flat panels"; dated Sep. 2006 (4 pages). Chaji et al.: "Low-Cost AMOLED Television with IGNIS Compensating Technology"; dated May 2008 (4 pages).

Chaji et al.: "Low-Cost Stable a-Si:H AMOLED Display for Portable Applications"; dated Jun. 2006 (4 pages).

Chaji et al.: "Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display"; dated Jun. 2008 (5 pages).

Chaji et al.: "Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging"; dated Nov. 2008 (3 pages).

Chaji et al.: "Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays"; dated May 2007 (6 pages).

Chaji et al.: "Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family"; dated 2002 (4 pages).

Chaji et al.: "Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors"; dated May 2006 (4 pages).

Chaji et al.: "Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays"; dated Oct. 2008 (6 pages).

Chaji et al.: "Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback"; dated Feb. 2010 (2 pages).

Chaji et al.: "Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays"; dated 2008 (177 pages).

European Search Report for Application No. EP 01 11 22313 dated Sep. 14, 2005 (4 pages).

European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.

European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).

European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.

European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.

European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).

European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).

European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.

European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).

European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).

European Search Report for Application No. EP 10 83 4294.0-1903, dated Apr. 8, 2013, (9 pages).

European Search Report for Application No. PCT/CA2006/000177 dated Jun. 2, 2006.

European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).

Extended European Search Report for Application No. 11 73 9485.8 mailed Aug. 6, 2013 (14 pages).

Extended European Search Report for Application No. EP 09 73 3076.5, mailed Apr. 27, (13 pages).

Extended European Search Report for Application No. EP 11 16 8677.0, mailed Nov. 29, 2012, (13 page).

Extended European Search Report for Application No. EP 11 19 1641.7 mailed Jul. 11, 2012 (14 pages).

Extended European Search Report for Application No. EP 10834297 mailed Oct. 27, 2014 (6 pages).

Fossum, Eric R.. "Active Pixel Sensors: Are CCD's Dinosaurs?" SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages). Goh et al., "A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes", IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 583-585.

International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.

International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.

#### (56) References Cited

#### OTHER PUBLICATIONS

International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages). International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.

International Search Report for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (2 pages).

International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.

International Search Report for Application No. PCT/CA2009/000501, mailed Jul. 30, 2009 (4 pages).

International Search Report for Application No. PCT/CA2009/001769, dated Apr. 8, 2010 (3 pages).

International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.

International Search Report for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 5 pages.

International Search Report for Application No. PCT/IB2014/060959, Dated Aug. 28, 2014, 5 pages.

International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.

International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).

International Search Report for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.

International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages). International Search Report for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (3 pages).

International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages).

International Search Report for Application No. PCT/JP02/09668, mailed Dec. 3, 2002, (4 pages).

International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages). International Written Opinion for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (4 pages).

International Written Opinion for Application No. PCT/CA2009/000501 mailed Jul. 30, 2009 (6 pages).

International Written Opinion for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 8 pages.

International Written Opinion for Application No. PCT/IB2010/055541, dated May 26, 2011; 6 pages.

International Written Opinion for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (7 pages).

International Written Opinion for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Written Opinion for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (6 pages).

International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).

International Written Opinion for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014; (4 pages).

Jafarabadiashtiani et al.: "A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback"; dated 2005 (4 pages).

Kanicki, J., et al. "Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays." Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).

Karim, K. S., et al. "Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging." IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).

Lee et al.: "Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon"; dated 2006.

Lee, Wonbok: "Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays", Ph.D. Dissertation, University of Southern California (124 pages).

Ma E Y et al.: "organic light emitting diode/thin film transistor integration for foldable displays" dated Sep. 15, 1997(4 pages).

Matsueda y et al.: "35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver"; dated May 2004.

Mendes E., et al. "A High Resolution Switch-Current Memory Base Cell." IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721). Nathan A. et al., "Thin Film imaging technology on glass and plastic" ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).

Nathan et al., "Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic", IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.

Nathan et al.: "Backplane Requirements for active Matrix Organic Light Emitting Diode Displays,"; dated 2006 (16 pages).

Nathan et al.: "Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation"; dated Sep. 2009 (1 page).

Nathan et al.: "Driving schemes for a-Si and LTPS AMOLED displays"; dated Dec. 2005 (11 pages).

Nathan et al.: "Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)"; dated 2006 (4 pages).

Office Action in Japanese patent application No. JP2006-527247 dated Mar. 15, 2010. (8 pages).

Office Action in Japanese patent application No. JP2007-545796 dated Sep. 5, 2011. (8 pages).

Office Action in Japanese patent application No. JP2012-541612 dated Jul. 15, 2014. (3 pages).

Partial European Search Report for Application No. EP 11 168 677.0, mailed Sep. 22, 2011 (5 pages).

Partial European Search Report for Application No. EP 11 19 1641.7, mailed Mar. 20, 2012 (8 pages).

Philipp: "Charge transfer sensing" Sensor Review, vol. 19, No. 2, Dec. 31, 1999 (Dec. 31, 1999), 10 pages.

Rafati et al.: "Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles"; dated 2002 (4 pages).

Safavian et al.: "3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging"; dated Jun. 2006 (4 pages).

Safavian et al.: "A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging"; dated May 2007 (7 pages).

Safavian et al.: "A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging"; dated May 2008 (4 pages).

Safavian et al.: "Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy"; dated Aug. 2005 (4 pages).

Safavian et al.: "TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]"; dated Sep. 2005 (9 pages).

Safavian et al.: "Three-TFT image sensor for real-time digital X-ray imaging"; dated Feb. 2, 2006 (2 pages).

Search Report for Taiwan Invention Patent Application No. 093128894 dated May 1, 2012. (1 page).

Search Report for Taiwan Invention Patent Application No. 94144535 dated Nov. 1, 2012. (1 page).

Singh, et al., "Current Conveyor: Novel Universal Active Block", Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48 (12EPPT).

Smith, Lindsay I., "A tutorial on Principal Components Analysis," dated Feb. 26, 2001 (27 pages).

Spindler et al., System Considerations for RGBW OLED Displays, Journal of the SID Jan. 14, 2006, pp. 37-48.

Stewart M. et al., "polysilicon TFT technology for active matrix oled displays" IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).

## (56) References Cited

### OTHER PUBLICATIONS

Vygranenko et al.: "Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition"; dated 2009.

Wang et al.: "Indium oxides by reactive ion beam assisted evaporation: From material study to device application"; dated Mar. 2009 (6 pages).

Yi He et al., "Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays", IEEE Electron Device Letters, vol. 21, No. 12, Dec., 2000, pp. 590-592.

Device Letters, vol. 21, No. 12, Dec., 2000, pp. 590-592. Yu, Jennifer: "Improve OLED Technology for Display", Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).

International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).


International Search Report for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 23, 2014; (6 pages).

Written Opinion for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 12, 2014 (6 pages). International Search Report for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014 (3 pages).

Extended European Search Report for Application No. EP 14158051.4, mailed Jul. 29, 2014, (4 pages).

Office Action in Chinese Patent Invention No. 201180008188.9, dated Jun. 4, 2014 (17 pages) (w/English translation).

<sup>\*</sup> cited by examiner






FIG. 2A






FIG. 2B





400


Voltage
Comparator


FIG. 4A














FIG. 9

# SYSTEM AND METHODS FOR AGING COMPENSATION IN AMOLED DISPLAYS

#### PRIORITY CLAIM

This application is a divisional of and claims priority to U.S. patent application Ser. No. 12/956,842, filed Nov. 30, 2010, now allowed, which claims priority to Canadian Application No. 2,688,870, filed Nov. 30, 2009, now abandoned, each of which is hereby incorporated by reference herein in its entirety.

#### **COPYRIGHT**

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.

#### FIELD OF THE INVENTION

The present invention generally relates to active matrix organic light emitting device (AMOLED) displays, and particularly determining aging conditions requiring compensation for the pixels of such displays.

#### BACKGROUND

Currently, active matrix organic light emitting device ("AMOLED") displays are being introduced. The advantages of such displays include lower power consumption, manufacturing flexibility and faster refresh rate over conventional liquid crystal displays. In contrast to conventional liquid crystal displays, there is no backlighting in an AMOLED display as each pixel consists of different colored OLEDs emitting light independently. The OLEDs emit light based on current supplied through a drive transistor. The drive transistor is typically a thin film transistor (TFT). The power consumed in each pixel has a direct relation with the magnitude of the generated light in that pixel.

The drive-in current of the drive transistor determines the pixel's OLED luminance. Since the pixel circuits are voltage programmable, the spatial-temporal thermal profile of the display surface changing the voltage-current characteristic of the drive transistor impacts the quality of the display. The rate of the short-time aging of the thin film transistor devices is also temperature dependent. Further the output of the pixel is affected by long term aging of the drive transistor. Proper corrections can be applied to the video stream in order to compensate for the unwanted thermal-driven visual effects. Long term aging of the drive transistor may be properly determined via calibrating the pixel against stored data of the pixel to determine the aging effects. Accurate aging data is therefore necessary throughout the lifetime of the display device

Currently, displays having pixels are tested prior to shipping by powering all the pixels at full brightness. The array of pixels is then optically inspected to determine whether all of the pixels are functioning. However, optical inspection fails to detect electrical faults that may not manifest themselves in the output of the pixel. The baseline data for pixels is based on design parameters and characteristics of the

2

pixels determined prior to leaving the factory but this does not account for the actual physical characteristics of the pixels in themselves.

Various compensation systems use a normal driving scheme where a video frame is always shown on the panel and the OLED and TFT circuitries are constantly under electrical stress. Moreover, pixel calibration (data replacement and measurement) of each sub-pixel occurs during each video frame by changing the grayscale value of the active sub-pixel to a desired value. This causes a visual artifact of seeing the measured sub-pixel during the calibration. It may also worsen the aging of the measured sub-pixel, since the modified grayscale level is kept on the sub-pixel for the duration of the entire frame.

Therefore, there is a need for techniques to provide accurate measurement of the display temporal and spatial information and ways of applying this information to improve display uniformity in an AMOLED display. There is also a need to determine baseline measurements of pixel characteristics accurately for aging compensation purposes.

#### SUMMARY

25 Aspects of the present disclosure include a voltageprogrammed display panel allowing measurement of effects
on pixels in the panel. The panel includes a plurality of
active pixels forming the display panel to display an image
under an operating condition. The active pixels are each
30 coupled to a supply line and a programming line. A reference
pixel is coupled to the supply line and the programming line.
The reference pixel has a controlled condition independent
of the operating condition of the active pixels. A controller
is coupled to each of the plurality of active pixels and
35 reference pixel. The controller causes a test voltage to be
applied to the plurality of active pixels and the reference
pixel. The controller compares an output of the reference
pixel in comparison with the output of one of the plurality
of active pixels.

Another example is a method of determining a baseline value for aging effects of a transistor based display including a plurality of light emitting device pixels. Each of the pixels has a programming voltage input to determine brightness. A set programming voltage is input to a device under test of the display. An output current is generated based on the set programming voltage input. A first reference current and a variable second reference current is compared with the output current via a current comparator until the first reference current and the output current is the same. The output current value based on the value of the second reference current is determined when the combination of the second reference current and the output current is the same as the first reference current and the output current is the same as the first reference current.

Another example is a method for determining data for production of a display device having a plurality of pixels. A test signal is applied to each of the plurality of pixels. Voltage and current characteristics are measured for each of the pixels. It is determined whether anomalies exist for each of the pixels. Anomaly data is read from the pixels with anomalies. The anomaly data from the pixels demonstrating anomalies is stored.

Another example is a display system including an array of pixels to display images. A memory includes characteristic data. A profile generator is coupled to the memory to generate a plurality of luminance profiles based on the characteristic data. A controller is coupled to the profile

generator and the array of pixels to change the luminance of the array of pixels according to a selected one of the plurality of luminance profiles.

The foregoing and additional aspects and embodiments of the present invention will be apparent to those of ordinary 5 skill in the art in view of the detailed description of various embodiments and/or aspects, which is made with reference to the drawings, a brief description of which is provided

#### BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings.

FIG. 1 is a block diagram of a AMOLED display with reference pixels to correct data for parameter compensation control;

FIG. 2A is a block diagram of a driver circuit of one of the pixels of the AMOLED that may be tested for aging param- 20

FIG. 2B is a circuit diagram of a driver circuit of one of the pixels of the AMOLED;

FIG. 3 is a block diagram for a system to determine one of the baseline aging parameters for a device under test;

FIG. 4A is a block diagram of the current comparator in FIG. 3 for comparison of a reference current level to the device under test for use in aging compensation;

FIG. 4B is a detailed circuit diagram of the current comparator in FIG. 4A;

FIG. 4C is a detailed block diagram of the device under test in FIG. 3 coupled to the current comparator in FIG. 4A;

FIG. 5A is a signal timing diagram of the signals for the current comparator in FIGS. 3-4 in the process of determining the current output of a device under test;

FIG. 5B is a signal timing diagram of the signals for calibrating the bias current for the current comparator in

FIG. 6 is a block diagram of a reference current system to

FIG. 7 is a block diagram of a system for the use of multiple luminance profiles for adjustment of a display in different circumstances;

FIG. 8 are frame diagrams of video frames for calibration 45 of pixels in a display; and

FIG. 9 is a graph showing the use of a small current applied to a reference pixel for more accurate aging compensation.

While the invention is susceptible to various modifica- 50 tions and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover 55 all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

### DETAILED DESCRIPTION

FIG. 1 is an electronic display system 100 having an active matrix area or pixel array 102 in which an array of active pixels 104a-d are arranged in a row and column configuration. For ease of illustration, only two rows and 65 columns are shown. External to the active matrix area which is the pixel array 102 is a peripheral area 106 where

peripheral circuitry for driving and controlling the area of the pixel array 102 are disposed. The peripheral circuitry includes a gate or address driver circuit 108, a source or data driver circuit 110, a controller 112, and an optional supply voltage (e.g., Vdd) driver 114. The controller 112 controls the gate, source, and supply voltage drivers 108, 110, 114. The gate driver 108, under control of the controller 112, operates on address or select lines SEL[i], SEL[i+1], and so forth, one for each row of pixels 104 in the pixel array 102. In pixel sharing configurations described below, the gate or address driver circuit 108 can also optionally operate on global select lines GSEL[j] and optionally/GSEL[j], which operate on multiple rows of pixels 104a-d in the pixel array 102, such as every two rows of pixels 104a-d. The source driver circuit 110, under control of the controller 112, operates on voltage data lines Vdata[k], Vdata[k+1], and so forth, one for each column of pixels 104a-d in the pixel array 102. The voltage data lines carry voltage programming information to each pixel 104 indicative of brightness of each light emitting device in the pixel 104. A storage element, such as a capacitor, in each pixel 104 stores the voltage programming information until an emission or driving cycle turns on the light emitting device. The optional supply voltage driver 114, under control of the controller 25 112, controls a supply voltage (EL\_Vdd) line, one for each row of pixels 104a-d in the pixel array 102.

The display system 100 may also include a current source circuit, which supplies a fixed current on current bias lines. In some configurations, a reference current can be supplied to the current source circuit. In such configurations, a current source control controls the timing of the application of a bias current on the current bias lines. In configurations in which the reference current is not supplied to the current source circuit, a current source address driver controls the timing of 35 the application of a bias current on the current bias lines.

As is known, each pixel 104a-d in the display system 100 needs to be programmed with information indicating the brightness of the light emitting device in the pixel 104a-d. A frame defines the time period that includes a programming compensate for the aging of the AMOLED display in FIG. 40 cycle or phase during which each and every pixel in the display system 100 is programmed with a programming voltage indicative of a brightness and a driving or emission cycle or phase during which each light emitting device in each pixel is turned on to emit light at a brightness commensurate with the programming voltage stored in a storage element. A frame is thus one of many still images that compose a complete moving picture displayed on the display system 100. There are at least two schemes for programming and driving the pixels: row-by-row, or frame-byframe. In row-by-row programming, a row of pixels is programmed and then driven before the next row of pixels is programmed and driven. In frame-by-frame programming, all rows of pixels in the display system 100 are programmed first, and all of the frames are driven row-byrow. Either scheme can employ a brief vertical blanking time at the beginning or end of each frame during which the pixels are neither programmed nor driven.

The components located outside of the pixel array 102 may be disposed in a peripheral area 106 around the pixel 60 array 102 on the same physical substrate on which the pixel array 102 is disposed. These components include the gate driver 108, the source driver 110 and the optional supply voltage control 114. Alternately, some of the components in the peripheral area can be disposed on the same substrate as the pixel array 102 while other components are disposed on a different substrate, or all of the components in the peripheral area can be disposed on a substrate different from the

substrate on which the pixel array 102 is disposed. Together, the gate driver 108, the source driver 110, and the supply voltage control 114 make up a display driver circuit. The display driver circuit in some configurations may include the gate driver 108 and the source driver 110 but not the supply  $^{-5}$ voltage control 114.

The display system 100 further includes a current supply and readout circuit 120, which reads output data from data output lines, VD [k], VD [k+1], and so forth, one for each column of pixels 104a, 104c in the pixel array 102. A set of column reference pixels 130 is fabricated on the edge of the pixel array 102 at the end of each column such as the column of pixels 104a and 104c. The column reference pixels 130also may receive input signals from the controller 112 and 15 output data signals to the current supply and readout circuit 120. The column reference pixels 130 include the drive transistor and an OLED but are not part of the pixel array 102 that displays images. As will be explained below, the programming cycle because they are not part of the pixel array 102 to display images and therefore do not age from the constant application of programming voltages as compared to the pixels 104a and 104c. Although only one column reference pixel 130 is shown in FIG. 1, it is to be 25 understood that there may be any number of column reference pixels although two to five such reference pixels may be used for each column of pixels in this example. Each row of pixels in the array 102 also includes row reference pixels 132 at the ends of each row of pixels 104a-d such as the pixels 104a and 104b. The row reference pixels 132 include the drive transistor and an OLED but are not part of the pixel array 102 that displays images. As will be explained the row reference pixels 132 have the function of providing a reference check for luminance curves for the pixels which 35 were determined at the time of production.

FIG. 2A shows a block diagram of a driver circuit 200 for the pixel 104 in FIG. 1. The driver circuit 200 includes a drive device 202, an organic light emitting device ("OLED") 204, a storage element 206, and a switching device 208. A 40 voltage source 212 is coupled to the drive transistor 206. A select line 214 is coupled to the switching device to activate the driver circuit 200. A data line 216 allows a programming voltage to be applied to the drive device 202. A monitoring line 218 allows outputs of the OLED 204 and or the drive 45 device 202 to be monitored. Alternatively, the monitor line 218 and the data line 216 may be merged into one line (i.e. Data/Mon) to carry out both the programming and monitoring functions through that single line.

FIG. 2B shows one example of a circuit to implement the 50 driver circuit 200 in FIG. 2A. As shown in FIG. 2B, the drive device 202 is a drive transistor which is a thin film transistor in this example that is fabricated from amorphous silicon. The storage element 206 is a capacitor in this example. The switching device 208 includes a select transistor 226 and a 55 monitoring transistor 230 that switch the different signals to the drive circuit 200. The select line 214 is coupled to the select transistor 226 and the monitoring transistor 230. During the readout time, the select line 214 is pulled high. A programming voltage may be applied via the program- 60 ming voltage input line 216. A monitoring voltage may be read from the monitoring line 218 that is coupled to the monitoring transistor 230. The signal to the select line 214 may be sent in parallel with the pixel programming cycle. As will be explained below, the driver circuit 200 may be periodically tested by applying reference voltage to the gate of the drive transistor.

There are several techniques for extracting electrical characteristics data from a device under test (DUT) such as the display system 100. The device under test (DUT) can be any material (or device) including (but not limited to) a light emitting diode (LED), or OLED. This measurement may be effective in determining the aging (and/or uniformity) of an OLED in a panel composed of an array of pixels such as the array 102 in FIG. 1. This extracted data can be stored in lookup tables as raw or processed data in memory in the controller 112 in FIG. 1. The lookup tables may be used to compensate for any shift in the electrical parameters of the backplane (e.g., threshold voltage shift) or OLED (e.g., shift in the OLED operating voltage). Despite using an OLED display in FIG. 1 in these examples, the techniques described herein may be applied to any display technology including but not limited to OLED, liquid crystal displays (LCD), light emitting diode displays, or plasma displays. In the case of OLED, the electrical information measured may column reference pixels 130 are not driven for most of the 20 provide an indication of any aging that may have occurred.

> Current may be applied to the device under test and the output voltage may be measured. In this example, the voltage is measured with an analog to digital converter (ADC). A higher programming voltage is necessary for a device such as an OLED that ages as compared to the programming voltage for a new OLED for the same output. This method gives a direct measurement of that voltage change for the device under test. Current flow can be in any direction but the current is generally fed into the device under test (DUT) for illustration purposes.

> FIG. 3 is a block diagram of a comparison system 300 that may be used to determine a baseline value for a device under test 302 to determine the effects of aging on the device under test 302. The comparison system uses two reference currents to determine the baseline current output of the device under test 302. The device under test 302 may be either the drive transistor such as the drive transistor 202 in FIG. 2B or an OLED such as the OLED 204 in FIG. 2B. Of course other types of display devices may also be tested using the system shown in FIG. 3. The device under test 302 has a programming voltage input 304 that is held at a constant level to output a current. A current comparator 306 has a first reference current input 308 and a second reference current input 310. The reference current input 308 is coupled to a first reference current source 312 via a switch 314. The second current input 310 of the comparator 306 is coupled to a second reference current source 316 via a switch 318. An output 320 of the device under test 302 is also coupled to the second current input 310. The current comparator 306 includes a comparison output 322.

> By keeping the voltage to the input 304 constant, the output current of the device under test 302 is also constant. This current depends on the characteristics of the device under test 302. A constant current is established for the first reference current from the first reference current source 312 and via the switch 314 the first reference current is applied to the first input 308 of the current comparator 306. The second reference current is adjusted to different levels with each level being connected via the switch 318 to the second input 310 of the comparator 306. The second reference current is combined with the output current of the device under test 302. Since the first and second reference current levels are known, the difference between the two reference current levels from the output 322 of the current comparator 306 is the current level of the device under test 302. The resulting output current is stored for the device under test 302 and compared with the current measured based on the

same programming voltage level periodically during the lifetime operation of the device under test 302 to determine the effects of aging.

The resulting determined device current may be stored in look up tables for each device in the display. As the device 5 under test 302 ages, the current will change from the expected level and therefore the programming voltage may be changed to compensate for the effects of aging based on the base line current determined through the calibration process in FIG. 3.

FIG. 4A is a block diagram of a current comparator circuit 400 that may be used to compare reference currents with a device under test 302 such as in FIG. 3. The current comparator circuit 400 has a control junction 402 that allows various current inputs such as two reference currents and the 15 current of the device under test such as the pixel driver circuit 200 in FIG. 1. The current may be a positive current when the current of the drive transistor 202 is compared or negative when the current of the OLED 204 is compared. The current comparator circuit **400** also includes an opera-20 tional trans-resistance amplifier circuit 404, a preamplifier 406 and a voltage comparator circuit 408 that produces a voltage output 410. The combined currents are input to the operational trans-resistance amplifier circuit 404 and converted to a voltage. The voltage is fed to the preamplifier and 25 the voltage comparator circuit 408 determines whether the difference in currents is positive or negative and outputs a respective one or a zero value.

FIG. 4B is a circuit diagram of the components of the example current comparator system 400 in FIG. 4A that may 30 be used to compare the currents as described in the process in FIG. 3 for a device under test such as the device 302. The operational trans-resistance amplifier circuit 404 includes an operational amplifier 412, a first voltage input 414 (CMP\_VB), a second voltage input 416 (CMP\_VB), a 35 current input 418, and a bias current source 420. The operational trans-resistance amplifier circuit 404 also includes two calibration switches 424 and 426. As will be explained below, various currents such as the current of the device under test 302, a variable first reference current and 40 a fixed second reference current as shown in FIG. 3 are coupled to the current input 418 in this example. Of course, the fixed second reference current may be set to zero if

The first reference current input is coupled to the negative 45 input of the operational amplifier 412. The negative input of the operational amplifier 412 is therefore coupled to the output current of the device under test 302 in FIG. 3 as well as one or two reference currents. The positive input of the operational amplifier 412 is coupled to the first voltage input 50 414. The output of the operational amplifier 412 is coupled to the gate of a transistor 432. A resistor 434 is coupled between the negative input of the operational amplifier 412 and the source of the transistor 432. A resistor 436 is coupled between the source of the transistor 432 and the second 55 voltage input 416.

The drain of the transistor 432 is coupled directly to the drain of a transistor 446 and via the calibration switch 426 to the gate. A sampling capacitor 444 is coupled between the gate of the transistor 446 and a voltage supply rail 411 60 through a switch 424. The source of the 446 is also coupled to the supply rail 411. The drain and gate of the transistor 446 are coupled to the gate terminals of transistors 440 and 442, respectively. The sources of the transistors 440 and 442 are tied together and coupled to a bias current source 438. 65 The drains of the transistors 442 and 440 are coupled to respective transistors 448 and 450 which are wired in

8

diode-connected configuration to the supply voltage rail 411. As shown in FIG. 4B, the transistors 440, 442, 448 and 450 and the bias current source 438 are parts of the preamplifier 406

The drains of the transistors 442 and 440 are coupled to the gates of the respective transistors 452 and 454. The drains of the transistors 452 and 454 are coupled to the transistors 456 and 458. The drains of the transistors 456 and 458 are coupled to the respective sources of the transistors 460 and 462. The drain and gate terminals of the transistors 460 and 462 are coupled to the respective drain and gate terminals of the transistors 464 and 466. The source terminals of the transistors 464 and 466 are coupled to the supply voltage rail 411. The sources and drains of the transistors 464 and 466 are tied to the respective sources and drains of transistors 468 and 470. The gates of the transistors 456 and 458 are tied to an enable input 472. The enable input 472 is also tied to the gates of dual transistors 468 and 470.

A buffer circuit 474 is coupled to the drain of the transistor 462 and the gate of the transistor 460. The output voltage 410 is coupled to a buffer circuit 476 which is coupled to the drain of the transistor 460 and the gate of the transistor 462. The buffer circuit 474 is used to balance the buffer 476. The transistors 452, 454, 456, 458, 460, 462, 464, 466, 468 and 470 and the buffer circuits 474 and 476 make up the voltage comparator circuit 408.

The current comparator system 400 may be based on any integrated circuit technology including but not limited to CMOS semiconductor fabrication. The components of the current comparator system 400 are CMOS devices in this example. The values for the input voltages 414 and 416 are determined for a given reference current level from the first current input 418 ( $I_{rep}$ ). In this example, the voltage levels for both the input voltages 414 and 416 are the same. The voltage inputs 414 and 416 to the operational amplifier 412 may be controlled using a digital to analog converter (DAC) device which is not shown in FIG. 4. Level shifters can also be added if the voltage ranges of the DACs are insufficient. The bias current may originate from a voltage controlled current source such as a transimpedance amplifier circuit or a transistor such as a thin film transistor.

FIG. 4C shows a detailed block diagram of one example of a test system such as the system 300 shown in FIG. 3. The test system in FIG. 4C is coupled to a device under test 302 which may be a pixel driver circuit such as the pixel driver circuit 200 shown in FIG. 2. In this example, all of the driver circuits for a panel display are tested. A gate driver circuit 480 is coupled to the select lines of all of the driver circuits. The gate driver circuit 480 includes an enable input, which in this example enables the device under test 302 when the signal on the input is low.

The device under test 302 receives a data signal from a source driver circuit 484. The source circuit 484 may be a source driver such as the source driver 120 in FIG. 1. The data signal is a programming voltage of a predetermined value. The device under test 302 outputs a current on a monitoring line when the gate driver circuit 480 enables the device. The output of the monitoring line from the device under test 302 is coupled to an analog multiplexer circuit 482 that allows multiple devices to be tested. In this example, the analog multiplexer circuit 482 allows multiplexing of 210 inputs, but of course any number of inputs may be multiplexed.

The signal output from the device under test 302 is coupled to the reference current input 418 of the operational trans-resistance amplifier circuit 404. In this example a variable reference current source is coupled to the current

input 418 as described in FIG. 3. In this example, there is no fixed reference current such as the first reference current source in FIG. 3. The value of first reference current source in FIG. 3 in this example is therefore considered to be zero.

FIG. **5**A is a timing diagram of the signals for the current 5 comparator shown in FIGS. 4A-4C. The timing diagram in FIG. 5A shows a gate enable signal 502 to the gate driver 480 in FIG. 4C, a CSE enable signal 504 that is coupled to the analog multiplexer 482, a current reference signal 506 that is produced by a variable reference current source that is set at a predetermined level for each iteration of the test process and coupled to the current input 418, a calibration signal 508 that controls the calibration switch 426, a calibration signal 510 that controls the calibration switch 424, a comparator enable signal 512 that is coupled to the enable 15 input 472, and the output voltage 514 over the output 410. The CSE enable signal 504 is kept high to ensure that any leakage on the monitoring line of the device under test 302 is eliminated in the final current comparison.

high and therefore the output of the device under test 302 in FIG. 4C is zero. The only currents that are input to the current comparator 400 are therefore leakage currents from the monitoring line of the device under test 302. The output of the reference current 506 is also set to zero such that the 25 optimum quiescent condition of the transistors 432 and 436 in FIGS. 4B and 4C is minimally affected only by line leakage or the offset of the readout circuitry. The calibration signal 508 is set high causing the calibration switch 426 to close. The calibration signal 510 is set high to cause the 30 calibration switch 424 to close. The comparator enable signal 512 is set low and therefore the output from the voltage comparator circuit 408 is reset to a logical one. The leakage current is therefore input to the current input 418 and a voltage representing the leakage current of the moni- 35 toring line on the panel is stored on the capacitor 444.

In a second phase 522, the gate enable signal 502 is pulled low and therefore the output of the device under test 302 produces an unknown current at a set programming voltage input from the source circuit 484. The current from the 40 device under test 302 is input through the current input 418 along with the reference current 506 which is set at a first predetermined value and opposite the direction of the current of the device under test. The current input 418 therefore is the difference between the reference current 506 and the 45 current from the device under test 302. The calibration signal 510 is momentarily set low to open the switch 424. The calibration signal 508 is then set low and therefore the switch 426 is opened. The calibration signal 510 to the switch 424 is then set high to close the switch 424 to 50 stabilize the voltage on the gate terminal of the transistor 446. The comparator enable signal 512 remains low and therefore there is no output from the voltage comparator circuit 408.

In a third phase **524**, the comparator enable signal **512** is 55 pulled high and the voltage comparator 408 produces an output on the voltage output 410. In this example, a positive voltage output logical one for the output voltage signal 514 indicates a positive current therefore showing that the current of the device under test 302 is greater than the prede- 60 termined reference current. A zero voltage on the voltage output 410 indicates a negative current showing that the current of the device under test 302 is less than the predetermined level of the reference current. In this manner, any difference between the current of the device under test and 65 the reference current is amplified and detected by the current comparator circuit 400. The value of the reference current is

10

then shifted based on the result to a second predetermined level and the phases 520, 522 and 524 are repeated. Adjusting the reference current allows the comparator circuit 400 to be used by the test system to determine the current output by the device under test 302.

FIG. 5B is a timing diagram of the signals applied to the test system shown in FIG. 4C in order to determine an optimal bias current value for the bias current source 420 in FIG. 4B for the operational trans-resistance amplifier circuit 404. In order to achieve the maximum signal-to-noise ratio (SNR) for the current comparator circuit 400 it is essential to calibrate the current comparator. The calibration is achieved by means of fine tuning of the bias current source **420**. The optimum bias current level for the bias current source 420 minimizes the noise power during the measurement of a pixel which is also a function of the line leakage. Accordingly, it is required to capture the line leakage during the calibration of the current comparator.

The timing diagram in FIG. 5B shows a gate enable signal In a first phase 520, the gate enable signal 502 is pulled 20 552 to the gate driver 480 in FIG. 4C, a CSE enable signal 554 that is coupled to the analog multiplexer 482, a current reference signal 556 that is produced by a variable reference current source that is set at a predetermined level for each iteration of the calibration process and coupled to the current input 418, a calibration signal 558 that controls the calibration switch 426, a comparator enable signal 560 that is coupled to the enable input 472, and the output voltage 562 over the output 410.

> The CSE enable signal 554 is kept high to ensure that any leakage on the line is included in the calibration process. The gate enable signal 552 is also kept high in order to prevent the device under test 302 from outputting current from any data inputs. In a first phase 570, the calibration signal 556 is pulled high thereby closing the calibration switch 426. Another calibration signal is pulled high to close the calibration switch 424. The comparator enable signal 558 is pulled low in order to reset the voltage output from the voltage comparator circuit 408. Any leakage current from the monitoring line of the device under test 302 is converted to a voltage which is stored on the capacitor 444.

> A second phase 572 occurs when the calibration signal to the switch 424 is pulled low and then the calibration signal 556 is pulled low thereby opening the switch 426. The signal to the switch 424 is then pulled high closing the switch 424. A small current is output from the reference current source to the current input 418. The small current value is a minimum value corresponding to the minimum detectable signal (MDS) range of the current comparator 400.

A third phase 574 occurs when the comparator enable signal 560 is pulled high thereby allowing the voltage comparator circuit 408 to read the inputs. The output of the voltage comparator circuit 408 on the output 410 should be positive indicating a positive current comparison with the leakage current.

A fourth phase 576 occurs when the calibration signal 556 is pulled high again thereby closing the calibration switch 426. The comparator enable signal 558 is pulled low in order to reset the voltage output from the voltage comparator circuit 408. Any leakage current from the monitoring line of the device under test 302 is converted to a voltage which is stored on the capacitor 444.

A fifth phase 578 occurs when the calibration signal to the switch 424 is pulled low and then the calibration signal 556 is pulled low thereby opening the switch 426. The signal to the switch 424 is then pulled high closing the switch 424. A small current is output from the reference current source to the current input 418. The small current value is a minimum

value corresponding to the minimum detectable signal (MDS) range of the current comparator 400 but is a negative current as opposed to the positive current in the second phase 572.

A sixth phase **580** occurs when the comparator enable signal **560** is pulled high thereby allowing the voltage comparator circuit **408** to read the inputs. The output of the voltage comparator circuit **408** on the output **410** should be zero indicating a negative current comparison with the leakage current.

The phases **570**, **572**, **574**, **576**, **578** and **580** are repeated. By adjusting the value of the bias current, eventually the rate of the valid output voltage toggles between a one and a zero will maximize indicating an optimal bias current value.

FIG. 6 is a block diagram of the compensation components of the controller 112 of the display system 100 in FIG.

1. The compensation components include an aging extraction unit 600, a backplane aging/matching module 602, a color/share gamma correction module 604, an OLED aging memory 606, and a compensation module 608. The backplane with the electronic components for driving the display system 100 may be any technology including (but not limited to) amorphous silicon, poly silicon, crystalline silicon, organic semiconductors, oxide semiconductors. Also, the display system 100 may be any display material (or 25 device) including (but not limited to) LEDs, or OLEDs.

The aging extraction unit 600 is coupled to receive output data from the array 102 based on inputs to the pixels of the array and corresponding outputs for testing the effects of aging on the array 102. The aging extraction unit 600 uses 30 the output of the column reference pixels 130 as a baseline for comparison with the output of the active pixels 104a-d in order to determine the aging effects on each of the pixels 104a-d on each of the columns that include the respective column reference pixels 130. Alternatively, the average 35 value of the pixels in the column may be calculated and compared to the value of the reference pixel. The color/share gamma correction module 604 also takes data from the column reference pixels 130 to determine appropriate color corrections to compensate from aging effects on the pixels. 40 The baseline to compare the measurements for the comparison may be stored in lookup tables on the memory 606. The backplane aging/matching module 602 calculates adjustments for the components of the backplane and electronics of the display. The compensation module 608 is provided 45 inputs from the extraction unit 600 the backplane/matching module 602 and the color/share gamma correction module 604 in order to modify programming voltages to the pixels 104a-d in FIG. 1 to compensate for aging effects. The compensation module 608 accesses the look up table for the 50 base data for each of the pixels 104a-d on the array 102 to be used in conjunction with calibration data. The compensation module 608 modifies the programming voltages to the pixels 104a-d accordingly based on the values in the look up table and the data obtained from the pixels in the display 55 array 102.

The controller 112 in FIG. 2 measures the data from the pixels 104a-d in the display array 102 in FIG. 1 to correctly normalize the data collected during measurement. The column reference pixels 130 assist in these functions for the 60 pixels on each of the columns. The column reference pixels 130 may be located outside the active viewing area represented by the pixels 104a-d in FIG. 1, but such reference pixels may also be embedded within the active viewing areas. The column reference pixels 130 are preserved with a 65 controlled condition such as being un-aged, or aged in a predetermined fashion, to provide offset and cancellation

12

information for measurement data of the pixels 104a-d in the display array 102. This information helps the controller 112 cancel out common mode noise from external sources such as room temperature, or within the system itself such as leakage currents from other pixels 104a-d. Using a weighted average from several pixels on the array 102 may also provide information on panel-wide characteristics to address problems such as voltage drops due to the resistance across the panel, i.e. current/resistance (IR) drop. Information from the column reference pixels 130 being stressed by a known and controlled source may be used in a compensation algorithm run by the compensation module 608 to reduce compensation errors occurring from any divergence. Various column reference pixels 130 may be selected using the data collected from the initial baseline measurement of the panel. Bad reference pixels are identified, and alternate reference pixels 130 may be chosen to insure further reliability. Of course it is to be understood that the row reference pixels 132 may be used instead of the column reference pixels 130 and the row may be used instead of columns for the calibration and measurement.

There are various compensation methods that may make use of the column reference pixels 130 in FIG. 1. For example in thin film transistor measurement, the data value required for the column reference pixel 130 to output a current is subtracted from the data value of a pixel 104a-d in the same column of pixels in the active area (the pixel array 102) to output the same current. The measurement of both the column reference pixels 130 and pixels 104a-d may occur very close in time, e.g. during the same video frame. Any difference in current indicates the effects of aging on the pixels 104a-d. The resulting value may be used by the controller 112 to calculate the appropriate adjustment to programming voltage to the pixels 104a-d to maintain the same luminance during the lifetime of the display. Another use of a column reference pixel 130 is to provide a reference current for the other pixels 104 to serve as a baseline and determine the aging effects on the current output of those pixels. The reference pixels 130 may simplify the data manipulation since some of the common mode noise cancellation is inherent in the measurement because the reference pixels 130 have common data and supply lines as the active pixels 104. The row reference pixels 132 may be measured periodically for the purpose of verifying that luminance curves for the pixels that are stored for use of the controller for compensation during display production are correct.

A measurement of the drive transistors and OLEDs of all of the driver circuits such as the driver circuit 200 in FIG. 2 on a display before shipping the display take 60-120 seconds for a 1080p display, and will detect any shorted and open drive transistors and OLEDs (which result in stuck or unlit pixels). It will also detect non-uniformities in drive transistor or OLED performance (which result in luminance non-uniformities). This technique may replace optical inspection by a digital camera, removing the need for this expensive component in the production facility. AMOLEDs that use color filters cannot be fully inspected electrically, since color filters are a purely optical component. In this case, technology that compensates for aging such as Max-Life<sup>TM</sup> from Ignis may be useful in combination with an optical inspection step, by providing extra diagnostic information and potentially reducing the complexity of optical inspection.

These measurements provide more data than an optical inspection may provide. Knowing whether a point defect is due to a short or open driver transistor or a short or open

OLED may help to identify the root cause or flaw in the production process. For example, the most common cause for a short circuit OLED is particulate contamination that lands on the glass during processing, shorting the anode and cathode of the OLED. An increase in OLED short circuits 5 could indicate that the production line should be shut down for chamber cleaning, or searches could be initiated for new sources of particles (changes in processes, or equipment, or personnel, or materials).

A relaxation system for compensating for aging effects 10 such as the MaxLife™ system may correct for process non-uniformities, which increases yield of the display. However the measured current and voltage relationships or characteristics in the TFT or OLED are useful for diagnostics as well. For example, the shape of an OLED current-voltage characteristic may reveal increased resistance. A likely cause might be variations in the contact resistance between the transistor source/drain metal and the ITO (in a bottom emission AMOLED). If OLEDs in a corner of a display showed a different current-voltage characteristic, a 20 likely cause could be mask misalignment in the fabrication process.

A streak or circular area on the display with different OLED current-voltage characteristics could be due to defects in the manifolds used to disperse the organic vapor 25 in the fabrication process. In one possible scenario, a small particle of OLED material may flake from an overhead shield and land on the manifold, partially obstructing the orifice. The measurement data would show the differing OLED current-voltage characteristics in a specific pattern 30 which would help to quickly diagnose the issue. Due to the accuracy of the measurements (for example, the 4.8 inch display measures current with a resolution of 100 nA), and the measurement of the OLED current-voltage characteristic itself (instead of the luminance), variations can be detected 35 that are not visible with optical inspection.

This high-accuracy data may be used for statistical process control, identifying when a process has started to drift outside of its control limits. This may allow corrective action to be taken early (in either the OLED or drive transistor 40 (TFT) fabrication process), before defects are detected in the finished product. The measurement sample is maximized since every TFT and OLED on every display is sampled.

If the drive transistor and the OLED are both functioning properly, a reading in the expected range will be returned for 45 the components. The pixel driver circuit requires that the OLED be off when the drive transistor is measured (and vice-versa), so if the drive transistor or OLED is in a short circuit, it will obscure the measurement of the other. If the OLED is a short circuit (so the current reading is MAX), the 50 data will show the drive transistor is an open circuit (current reading MIN) but in reality, the drive transistor could be operational or an open circuit. If extra data about the drive transistor is needed, temporarily disconnecting the supply voltage (EL\_VSS) and allowing it to float will yield a correct 55 drive transistor measurement indicating whether the TFT is actually operational or in an open circuit.

In the same way, if the drive transistor is a short circuit, the data will show the OLED is an open circuit (but the OLED could be operational or an open circuit). If extra data 60 about the OLED is needed, disconnecting the supply voltage (EL\_VDD) and allowing it to float will yield a correct OLED measurement indicating whether the OLED is actually operational or in an open circuit.

If both the OLED and TFT in a pixel behave as a short 65 circuit, one of the elements in the pixel (likely the contact between TFT and OLED) will quickly burn out during the

14

measurement, causing an open circuit, and moving to a different state. These results are summarized in Table 1 below

TABLE 1

		OLED		
		Short	OK	Open
Drive transistor (TFT)	Short	n/a	TFT max OLED min	TFT max OLED min
,	OK	TFT min OLED max	TFT OK OLED OK	TFT OK OLED min
	Open	TFT min OLED max	TFT min OLED OK	TFT min OLED min

FIG. 7 shows a system diagram of a control system 700 for controlling the brightness of a display 702 over time based on different aspects. The display 702 may be composed of an array of OLEDs or other pixel based display devices. The system 700 includes a profile generator 704 and a decision making machine 706. The profile generator 704 receives characteristics data from an OLED characteristics table 710, a backplane characteristics table 712 and a display specifications file 714. The profile generator 704 generates different luminance profiles 720a, 720b . . . 720n for different conditions. Here, to improve the power consumption, display lifetime, and image quality, the different brightness profiles 720a, 720b . . . 720n may be defined based on OLED and backplane information. Also, based on different applications, one can select different profiles from the luminance profiles 720a, 720b . . . 720n. For example, a flat brightness vs. time profile can be used for displaying video outputs such as movies whereas for brighter applications, the brightness can be drop at a defined rate. The decision making machine 706 may be software or hardware based and includes applications inputs 730, environmental parameter inputs 732, backplane aging data inputs 734 and OLED aging data inputs 736 that are factors in making adjustments in programming voltage to insure the proper brightness of the display 702.

To compensate for display aging perfectly, the short term and long term changes are separated in the display characteristics. One way is to measure a few points across the display with faster times between the measurements. As a result, the fast scan can reveal the short term effects while the normal aging extraction can reveal the long term effects.

The previous implementation of compensation systems uses a normal driving scheme, in which there was always a video frame shown on the panel and the OLED and TFT circuitries were constantly under electrical stress. Calibration of each pixel occurred during a video frame by changing the grayscale value of the active pixel to a desired value which caused a visual artifact of seeing the measured sub-pixel during the calibration. If the frame rate of the video is X, then in normal video driving, each video frame is shown on the pixel array 102 in FIG. 1 for 1/X of second and the panel is always running a video frame. In contrast, the relaxation video driving in the present example divides the frame time into four sub-frames as shown in FIG. 8. FIG. 8 is a timing diagram of a frame 800 that includes a video sub-frame 802, a dummy sub-frame 804, a relaxation subframe 806 and a replacement sub-frame 808.

The video sub-frame 802 is the first sub-frame which is the actual video frame. The video frame is generated the same way as normal video driving to program the entire pixel array 102 in FIG. 1 with the video data received from

the programming inputs. The dummy sub-frame **804** is an empty sub-frame without any actual data being sent to the pixel array **102**. The dummy sub-frame **804** functions to keep the same video frame displayed on the panel **102** for some time before applying the relaxation sub-frame **806**. <sup>5</sup> This increases the luminance of the panel.

The relaxation sub-frame **806** is the third sub-frame which is a black frame with zero gray scale value for all of the red green blue white (RGBW) sub-pixels in the pixel array **102**.

This makes the panel black and sets all of the pixels **104** to a predefined state ready for calibration and next video sub-frame insertion. The replacement sub-frame **808** is a short sub-frame generated solely for the purpose of calibration. When the relaxation sub-frame **806** is complete and the panel is black the data replacement phase starts for the next video frame. No video or blank data is sent to the pixel array **102** during this phase except for the rows with replacement data. For the non-replacement rows only the gate driver's clock is toggled to shift the token throughout the gate driver. This is done to speed up the scanning of the entire panel and also to be able to do more measurement per each frame.

Another technique is used to further alleviate the visual artifact of the measured sub-pixel during the replacement sub-frame 808. This has been done by re-programming the 25 measured row with black as soon as the calibration is done. This returns the sub-pixel to the same state as it was during the relaxation sub-frame 806. However, there is still a small current going through the OLEDs in the pixels, which makes the pixel light up and become noticeable to the outside 30 world. Therefore to re-direct the current going though OLED, the controller 112 is programmed with a non-zero value to sink the current from the drive transistor of the pixel and keep the OLED off.

Having a replacement sub-frame 808 has a drawback of 35 limiting the time of the measurement to a small portion of the entire frame. This limits the number of sub-pixel measurements per each frame. This limitation is acceptable during the working time of the pixel array 102. However, for a quick baseline measurement of the panel it would be a 40 time-consuming task to measure the entire display because each pixel must be measured. To overcome this issue a baseline mode is added to the relaxation driving scheme. FIG. 8 also shows a baseline frame 820 for the driving scheme during the baseline measurement mode for the 45 display. The baseline measurement frame 820 includes a video sub-frame 822 and a replacement sub-frame 824. If the system is switched to the baseline mode, the driving scheme changes such that there would only be two subframes in a baseline frame such as the frame **820**. The video 50 sub-frame 822 includes the normal programming data for the image. In this example, the replacement (measurement sub-frame) 824 has a longer duration than the normal replacement frame as shown in FIG. 8. The longer sub-frame drastically increases the total number of measurements per 55 each frame and allows more accurate measurements of the panel because more pixels may be measured during the frame time.

The steep slope of the  $\Delta V$  shift (electrical aging) at the early OLED stress time results in a curve of efficiency drop 60 versus  $\Delta V$  shift that behaves differently for the low value of  $\Delta V$  compared to the high  $\Delta V$  ranges. This may produce a highly non-linear  $\Delta \eta$ - $\Delta V$  curve that is very sensitive to initial electrical aging of the OLED or to the OLED preaging process. Moreover, the shape (the duration and slope) 65 of the early  $\Delta V$  shift drop can vary significantly from panel to panel due to process variations.

16

The use of a reference pixel and corresponding OLED is explained above. The use of such a reference pixel cancels the thermal effects on the  $\Delta V$  measurements since the thermal effects affect both the active and reference pixels equally. However, instead of using an OLED that is not aging (zero stress) as a reference pixel such as the column reference pixels 130 in FIG. 1, a reference pixel with an OLED having a low level of stress may be used. The thermal impact on the voltage is similar to the non-aging OLED, therefore the low stress OLED may still be used to remove the measurement noise due to thermal effects. Meanwhile, due to the similar manufacturing condition with the rest of OLED based devices on the same panel the slightly stressed OLED may be as a good reference to cancel the effects of process variations on the  $\Delta\eta$ - $\Delta V$  curve for the active pixels in a column. The steep early  $\Delta V$  shift will also be mitigated if such an OLED is used as a reference.

To use a stressed-OLED as a reference, the reference OLED is stressed with a constant low current (1/s to 1/s of full current) and its voltage (for a certain applied current) must be used to cancel the thermal and process issues of the pixel OLEDs as follows:

$$W = \frac{V_{pixelOLED} - V_{refOLED}}{V_{refOLED}}$$

In this equation, W is the relative electrical aging based on the difference between the voltage of the active pixel OLED and the reference pixel OLED is divided by the voltage of the reference pixel OLED. FIG. 9 is a graph 900 that shows a plot 902 of points for a stress current of 268 uA based on the W value. As shown by the graph 900, the W value is a close-to-linear relation with the luminance drop for the pixel OLEDs as shown for a high stress OLED.

The above described methods of extracting baseline measurements of the pixels in the array may be performed by a processing device such as the 112 in FIG. 1 or another such device which may be conveniently implemented using one or more general purpose computer systems, microprocessors, digital signal processors, micro-controllers, application specific integrated circuits (ASIC), programmable logic devices (PLD), field programmable logic devices (FPLD), field programmable gate arrays (FPGA) and the like, programmed according to the teachings as described and illustrated herein, as will be appreciated by those skilled in the computer, software and networking arts.

In addition, two or more computing systems or devices may be substituted for any one of the controllers described herein. Accordingly, principles and advantages of distributed processing, such as redundancy, replication, and the like, also can be implemented, as desired, to increase the robustness and performance of controllers described herein.

The operation of the example baseline data determination methods may be performed by machine readable instructions. In these examples, the machine readable instructions comprise an algorithm for execution by: (a) a processor, (b) a controller, and/or (c) one or more other suitable processing device(s). The algorithm may be embodied in software stored on tangible media such as, for example, a flash memory, a CD-ROM, a floppy disk, a hard drive, a digital video (versatile) disk (DVD), or other memory devices, but persons of ordinary skill in the art will readily appreciate that the entire algorithm and/or parts thereof could alternatively be executed by a device other than a processor and/or embodied in firmware or dedicated hardware in a well

known manner (e.g., it may be implemented by an application specific integrated circuit (ASIC), a programmable logic device (PLD), a field programmable logic device (FPLD), a field programmable gate array (FPGA), discrete logic, etc.). For example, any or all of the components of the baseline data determination methods could be implemented by software, hardware, and/or firmware. Also, some or all of the machine readable instructions represented may be implemented manually.

While particular embodiments and applications of the 10 present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from 15 the spirit and scope of the invention as defined in the appended claims.

What is claimed is:

- 1. A display comprising:
- an array of pixels arranged in rows and columns, the array of pixels comprising a pixel including:
  - a programming voltage input;
  - a light emitting device for emitting light;
  - a drive circuit for driving the light emitting device; and a current output coupled to a monitor line for outputting an output current of a device under test within the pixel while a set programming voltage input is applied to the programming voltage input;
- a first reference current source for generating a first reference current;

18

- a second variable reference current source for generating a second variable reference current;
- a comparator having a first current input, a second current input, and a signal output, the first current input coupled to the second variable reference current source and coupled to the current output of the pixel via the monitor line and for receiving a combination of the second variable reference current and the output current as a first input current, the second current input coupled to the first reference current source for receiving the first reference current as a second input current, the signal output for providing an output signal based on the first input current and the second input current;
- a controller coupled to the second variable reference current source and the output of the comparator and for adjusting the second variable reference current source until a final second variable reference current is reached such that the output signal of the comparator indicates that the first input current and the second input current are the same, and for determining an output current value based on the magnitude of the final second variable reference current.
- 2. The display of claim 1, wherein the controller is further for storing the determined output current value in a table associated with the device under test.
- 3. The display of claim 1, wherein the device under test is the light emitting device.
- **4**. The display of claim **1**, wherein the device under test is a drive transistor of the drive circuit.

\* \* \* \* \*



专利名称(译)	AMOLED显示器中老化补偿的系统	和方法	
公开(公告)号	<u>US9786209</u>	公开(公告)日	2017-10-10
申请号	US14/477971	申请日	2014-09-05
[标]申请(专利权)人(译)	伊格尼斯创新公司		
申请(专利权)人(译)	IGNIS创新INC.		
当前申请(专利权)人(译)	IGNIS创新INC.		
[标]发明人	CHAJI GHOLAMREZA DIONNE JOSEPH MARCEL AZIZI YASER JAFFARI JAVID HORMATI ABBAS LIU TONG ALEXANDER STEFAN		
发明人	CHAJI, GHOLAMREZA DIONNE, JOSEPH MARCEL AZIZI, YASER JAFFARI, JAVID HORMATI, ABBAS LIU, TONG ALEXANDER, STEFAN		
IPC分类号	G09G3/00 G01R31/44 G09G3/323	33 G09G3/3283 G09G3/32 G09G	G3/3208
CPC分类号	G09G3/006 G01R31/44 G09G3/32 G09G2320/0285 G09G2320/0295		2 G09G2320/045 G09G2320/0233
代理机构(译)	尼克松皮博迪律师事务所		
优先权	2688870 2009-11-30 CA		
其他公开文献	US20140375701A1		
外部链接	Espacenet USPTO		

### 摘要(译)

公开了提供用于显示装置的老化补偿的基线测量的方法和系统。示例显示系统具有多个有源像素和参考像素。公共输入信号被提供给参考像素和多个有源像素。测量参考像素的输出并将其与有源像素的输出进行比较以确定老化效应。还可以测试显示系统,将第一已知参考电流应用于具有第二可变参考电流的电流比较器和被测器件的输出,例如像素之一。调节可变参考电流直到第二电流和被测器件的输出等于第一电流。测试设备的最终电流存储在查找表中,用于显示系统操作期间的老化测量的基线。还可以测试显示系统以通过确定诸如OLED和驱动晶体管之类的像素组件中的短路之类的异常来确定生产缺陷。

